Search Results for author:
Found 1 papers, 0 papers with code
Core interface optimization for multi-core neuromorphic processors
In particular the core interface that manages inter-core spike communication is a crucial component as it represents the bottleneck of Power-Performance-Area (PPA) especially for the arbitration architecture and the routing memory.
Cannot find the paper you are looking for? You can
Submit a new open access paper.
