1 code implementation • 1 Oct 2021 • Jude Haris, Perry Gibson, José Cano, Nicolas Bohm Agostini, David Kaeli
In this paper we propose SECDA, a new hardware/software co-design methodology to reduce design time of optimized DNN inference accelerators on edge devices with FPGAs.